Abstract. The paper presents a second order current mode sigma-delta modulator designed with the help of a new elaborated tool to optimize the transistor sizes. The circuit is composed of two continuous time loop filters, a current comparator and a one bit DAC with a current output. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 250 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 53.6 dB while dissipating 93 µW, which corresponds to an efficiency of 59.7 fJ/conv. The fully current mode structure makes the circuit suitable to be applied in a current mode signal processing like biosensors or image pixels arrays.
Introduction
The development of new electronic technologies allows increasing the complexity of modern System on Chip devices (SoC). They contain the complete analog and digital processing chain. Analog solutions are also often applied in portable devices, where the power consumption and the circuit area are critical issues. Several interesting results regarding the A/D and D/A were discussed in [1] [2] [3] . Current mode circuits are good candidates to fulfill these requirements. In many applications of signal processing, the information is represented as a current. As examples can be mentioned some types of analog to digital converters or circuits, pulsed neural networks or analog parallel systems that perform the processing of the image data i.e. image sensors. The current output pixels have two main advantages over their voltage counterparts. Current outputs allow simplifying many on-chip computation tasks, which can be implemented on the focal plane using current mode computation-on-readout. Another advantage of using current mode pixels is eliminating the requirement to charge and discharge the column capacitances during readout. It allows achieving significantly higher scan-out rates [4] . The natural choice for a current mode processing chain is to connect it to a current mode analog-to-digital converter. Keeping in mind the requirements regarding the power consumption and size minimization, sigma-delta structure can be taken into consideration. This paper proposes a second order modulator structure. The following section presents blocks used in the design. The circuit is composed of two continuous time low pass filters (loop filters shaping the noise), followed by current comparator and one bit DAC with a current output. The comparator circuit's structure is optimized in terms of required output amplification. The new elaborated EDA tool was used to find the optimal transistor dimensions for a given technology. Section 3 presents the program and the simulation results for the circuit designed for TSMC 65 nm CMOS Process Technology.
Modulator structure
The sigma-delta modulator (SDM) proposed in this paper is a second order structure as presented in Fig. 1 . It consists of two current mode low pass filters (LPF), current comparator, flip-flop block and DACs with current output. The following subsections briefly describe each block. 
This expression neglects output conductance and parasitic capacitance. Assuming identical transistors, i.e. current mirror scaling factor equal to 1, Eq. (1) can be further simplified to (2) .
According to Eq. (2) the presented circuit can work as a low pass filter, which acts as a loop-filter in the modulator structure. The theoretical model, calculated with the help of MAT-LAB, quite well fits to the simulation results, obtained based on transistor level simulation using Mentor Graphics ELDO tool as presented in Fig. 3 . 
Current comparator.
The comparator is another important part of the design. This block is responsible for analog to digital conversion but at the same time, it introduces the quantization noise. In our design, a current mode comparator is required. Current comparator is widely used in many current mode applications such as A/D converters, oscillators, VLSI neural networks and other signal processing blocks. The simplest current comparator is just an inverter, composed of CMOS pair of transistors. The very sharp slope of its static characteristic, when the inverter is realized in CMOS technology, is a beneficial feature of such a cell working as comparator. Another, possible implementation of the current comparator, proposed by Freitas [7] , was build based on two cascade current mirrors. A high output resistance of such AB class stage allows amplifying small differences in input currents to large variations in output voltage. Unfortunately, at the same time, the high impedance at the output node of this structure, reduces the frequency performance of the next CMOS block connected to the comparator. This drawback was improved by Träff in [8] . He proposed a source follower at the input stage of the comparator to reduce the impedance. The current comparator applied in this design is a structure composed of diode connected CMOS pair followed by inverters, which act as voltage amplifiers. This structure is presented in Fig. 4 . To achieve a steeper transient characteristic, more output amplifiers (inverters) can be added. To optimize the transistors sizes of the comparator for a given structure, an optimization program was implemented. This tool and achieved results are described in Sec. 3.
D/A current mode converter.
To provide the required feedback in the SDM structure the D/A converter with current output was adopted. The structure of the circuit is presented in Fig. 5 . The proper dimensions of the transistors give the required feedback current of the modulator.
Transistor sizing tool
Transistor sizing is an obligatory step in VLSI circuit design. Optimization of a circuit by transistor sizing is often a slow, 
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tedious and iterative manual process, which relies on the designer intuition. To automate this procedure EDA tool was developed, which was included also as part of bigger EDA tool [9] . The screenshot of the program is shown in Fig. 6 . The core of the program was prepared based on the Hooke-Jeeves pattern search method, which was originally published in 1961 in [10] . The optimal value of the objective function is obtained using two types of moves: exploratory search and pattern search. Exploratory search is a very local search that looks for an improving direction which to move. Pattern move is a larger search in the improving direction. Larger and larger moves are made as long as the improvement continues. As perturbation vector for the exploratory search, we take the width and length of transistors. The possible perturbation step size is chosen as a multiple of the smallest technology step. Once the exploratory search has found the optimal direction, the pattern move is applied in this direction.
The elaborated tool alters the transistor sizes for the processed cell. HSPICE circuit simulation is carried out in the inner loop of the optimization algorithm. After each step of the optimization, the HSPICE simulator is launched in order to provide the simulations results to calculate the objective function. In our example, the minimization of the delay time of the comparator is our goal. This value is obtained based on the transient analysis of the circuits. The circuit response, in a tabular form is transferred to the core of the optimization program.
The required input parameters of the program can be seen in the Fig. 6 . Technology parameters (left window) can be introduced from the external file or directly from the keyboard. The SPICE netlist (central window) is included from external file. Additional data required by the algorithm such as constraints for optimized parameters, number of iterations and number of threads can be also set by designer. It is worth to mention that the program is prepared to be run in the multithreading mode. The optimization tool was implemented in C language.
The designed optimizer can use different optimization criteria. The comparator optimization was defined to minimize the delay time. The goal function was defined as mean squared error. The error was determined by the difference between the response times defined as the time interval between the time when input current crosses zero and time when output voltage reaches 50% of its value. This definition for rise and fall time is presented in Fig. 7 . The waveform presents the transient response of the comparator after optimization. 
Modulator simulation results
A Simulation test bench was prepared to check the performance of the designed circuit. A MATLAB script was used to calculate the input signal frequency according to coherent sampling requirements. Next, the proper, long enough, time of transient simulation was set to collect samples of the response signal. Based on 2 14 points FFT was applied using Blackman window. The calculated output spectrum is presented in Fig. 8 . Simulation results were aggregate into the Walden's Figure of Merit (FoM). It relates the SDM power dissipation to its performance, represented by sampling rate and conversion error amplitude in the form shown in equation
For 250 MHz sampling clock frequency, we achieved 53.6 dB SNDR with power consumption equal to 93 µW. The Figure  of Merit coefficient is equal to 59.7 fJ/step. 
Conclusions
This work presents a new structure of a current mode sigmadelta modulator. The prototype circuit was design for TSMC 65 nm CMOS Process Technology. To optimize the transistor sizes for a given technology a computer tool was prepared. The program adopted a Hooke-Jeeves algorithm, which collaborates with HSPICE simulator. This tool was used to optimize the comparator performance. The achieved results are competitive with existing as presented in Table 1 . Figure of Merit is equal to 59.665 fJ/step. The layout of the prototype chip is preparing to be ready for the next available manufacturing run and is presented in Fig. 9 . 
